# Learn

**URL:** https://discuss.pynq.io/c/tutorials-workshops/15.md?page=1

[Latest](https://discuss.pynq.io/latest.md) · [Categories](https://discuss.pynq.io/categories.md)

**Page:** 2

---

## [Tutorial: using a HLS stream IP with DMA (Part 3: Using the HLS IP from PYNQ)](https://discuss.pynq.io/t/tutorial-using-a-hls-stream-ip-with-dma-part-3-using-the-hls-ip-from-pynq/3346)

<div class="topic-metadata">

**Author:** [@cathalmccabe](https://discuss.pynq.io/u/cathalmccabe)\
**Replies:** 4\
**Last updated:** [January 3, 2025, 3:09am UTC](https://discuss.pynq.io/t/tutorial-using-a-hls-stream-ip-with-dma-part-3-using-the-hls-ip-from-pynq/3346 "2025-01-03T03:09:38Z")

</div>

Introduction This part of the tutorial will show how to use a HLS IP we created earlier with PYNQ. Part 1 showed how to create the HLS IP and Part 2 showed how to create the hardware design. The source document for thes…

---

## [PYNQ-ZU labs](https://discuss.pynq.io/t/pynq-zu-labs/7772)

<div class="topic-metadata">

**Author:** [@samos2807](https://discuss.pynq.io/u/samos2807)\
**Replies:** 1\
**Last updated:** [November 25, 2024, 2:59pm UTC](https://discuss.pynq.io/t/pynq-zu-labs/7772 "2024-11-25T14:59:43Z")

</div>

Does anyone know of tutorial labs for the PYNQ-ZU board, similar to those available for the PYNQ-Z1? If not, can the set of labs for the PYNQ-Z1 be considered compatible with the PYNQ-ZU board?

---

## [100 Gigabit Ethernet for RFSoC-PYNQ Overlays](https://discuss.pynq.io/t/100-gigabit-ethernet-for-rfsoc-pynq-overlays/3053)

<div class="topic-metadata">

**Author:** [@JennySmith888](https://discuss.pynq.io/u/JennySmith888)\
**Replies:** 7\
**Last updated:** [November 25, 2024, 9:16am UTC](https://discuss.pynq.io/t/100-gigabit-ethernet-for-rfsoc-pynq-overlays/3053 "2024-11-25T09:16:03Z")

</div>

100 Gigabit Ethernet for RFSoC-PYNQ Overlays Modern FPGA designs increasingly require high-speed offload solutions to manage large data volumes. 100 Gigabit Ethernet (100 GbE) is capable of routing 100 gigabits per se…

---

## [Working code example for GPIO ZYNQ7000](https://discuss.pynq.io/t/working-code-example-for-gpio-zynq7000/7763)

<div class="topic-metadata">

**Author:** [@amilashanaka](https://discuss.pynq.io/u/amilashanaka)\
**Replies:** 0\
**Last updated:** [November 21, 2024, 2:42pm UTC](https://discuss.pynq.io/t/working-code-example-for-gpio-zynq7000/7763 "2024-11-21T14:42:24Z")

</div>

Hi All, here with pynq GPIO example with vivado project for your reference

---

## [About PYNQ support for Arty-Z7 board](https://discuss.pynq.io/t/about-pynq-support-for-arty-z7-board/7539)

<div class="topic-metadata">

**Author:** [@ujur007](https://discuss.pynq.io/u/ujur007)\
**Replies:** 3\
**Last updated:** [September 30, 2024, 3:16pm UTC](https://discuss.pynq.io/t/about-pynq-support-for-arty-z7-board/7539 "2024-09-30T15:16:10Z")

</div>

I have a simple question about PYNQ image running of Digilent Zynq Arty-Z7. Now there is no official image for this device still it boots perfectly and LEDs blink on the device. How?

---

## [PYNQ 2.7 DFX Partial Reconfiguration under Vivado 2020.2 - TCL Script ALL-IN-ONE](https://discuss.pynq.io/t/pynq-2-7-dfx-partial-reconfiguration-under-vivado-2020-2-tcl-script-all-in-one/5695)

<div class="topic-metadata">

**Author:** [@briansune](https://discuss.pynq.io/u/briansune)\
**Replies:** 6\
**Last updated:** [August 8, 2024, 12:30pm UTC](https://discuss.pynq.io/t/pynq-2-7-dfx-partial-reconfiguration-under-vivado-2020-2-tcl-script-all-in-one/5695 "2024-08-08T12:30:32Z")

</div>

Hello All, Hope you all ENJOY~ Due to lots of users and developers are not familiar the differences between diamond zip and block-based PR design before 2022.x Vivado. I am going to explain and make a follow up tutori…

---

## [ZCU216 basic ADC and DAC IQ send and receive example](https://discuss.pynq.io/t/zcu216-basic-adc-and-dac-iq-send-and-receive-example/7352)

<div class="topic-metadata">

**Author:** [@dimen100](https://discuss.pynq.io/u/dimen100)\
**Replies:** 0\
**Last updated:** [July 31, 2024, 9:03pm UTC](https://discuss.pynq.io/t/zcu216-basic-adc-and-dac-iq-send-and-receive-example/7352 "2024-07-31T21:03:14Z")

</div>

PYNQ version - ZCU216/PYNQ v2.7(Built by Sara Sussman) Hello, Looking for ZCU216 basic ADC and DAC IQ send and receive example for multiple DAC and ADC. When first boot up ZCU216 with the above image, then Jupiter note…

---

## [Testing Tensorflow 2.5 in Zybo-Z7 running Pynq 2.7](https://discuss.pynq.io/t/testing-tensorflow-2-5-in-zybo-z7-running-pynq-2-7/4157)

<div class="topic-metadata">

**Author:** [@dorfell](https://discuss.pynq.io/u/dorfell)\
**Replies:** 10\
**Last updated:** [July 25, 2024, 4:52pm UTC](https://discuss.pynq.io/t/testing-tensorflow-2-5-in-zybo-z7-running-pynq-2-7/4157 "2024-07-25T16:52:24Z")

</div>

This post summarizes my unsuccessful attempt to correctly execute Tensorflow 2.5 in the Zybo-Z7 running Pynq 2.7. The stages described in this post come from the following sources: Installing Tensorflow in Pynq by Lo…

---

## [Testing PyTorch 1.8 in Zybo-Z7 running Pynq 2.7](https://discuss.pynq.io/t/testing-pytorch-1-8-in-zybo-z7-running-pynq-2-7/4181)

<div class="topic-metadata">

**Author:** [@dorfell](https://discuss.pynq.io/u/dorfell)\
**Replies:** 1\
**Last updated:** [July 25, 2024, 4:51pm UTC](https://discuss.pynq.io/t/testing-pytorch-1-8-in-zybo-z7-running-pynq-2-7/4181 "2024-07-25T16:51:37Z")

</div>

This post summarizes my successful attempt to execute PyTorch 1.8 in the Zybo-Z7 running Pynq 2.7. :grin: The stages described in this post come from the following sources: Wheels available for ARMV7l architecture by …

---

## [Pynq 2.7 for Zybo-Z7](https://discuss.pynq.io/t/pynq-2-7-for-zybo-z7/4124)

<div class="topic-metadata">

**Author:** [@dorfell](https://discuss.pynq.io/u/dorfell)\
**Replies:** 16\
**Last updated:** [July 25, 2024, 4:49pm UTC](https://discuss.pynq.io/t/pynq-2-7-for-zybo-z7/4124 "2024-07-25T16:49:58Z")

</div>

Hi everyone, I hope you’re okay. I was following this post by PeterOgden to create a Pynq 2.7 image for Zybo-Z7 and thought in sharing my experience. The files used in the process can be found here: Zybo-Z7 files. Py…

---

## [Using an ILA without Physical micro USB cable \[Part 4\]](https://discuss.pynq.io/t/using-an-ila-without-physical-micro-usb-cable-part-4/7158)

<div class="topic-metadata">

**Author:** [@marioruiz](https://discuss.pynq.io/u/marioruiz)\
**Replies:** 0\
**Last updated:** [June 17, 2024, 12:49pm UTC](https://discuss.pynq.io/t/using-an-ila-without-physical-micro-usb-cable-part-4/7158 "2024-06-17T12:49:56Z")

</div>

Using an ILA without Physical micro USB cable In many cases it is not possible to have the micro USB cable physically connected to the board. No need to worry, it is still possible to use ILA via the XVC and the Debug B…

---

## [Changing the IP in the Composable Pipeline](https://discuss.pynq.io/t/changing-the-ip-in-the-composable-pipeline/4301)

<div class="topic-metadata">

**Author:** [@jcollier](https://discuss.pynq.io/u/jcollier)\
**Replies:** 19\
**Last updated:** [June 3, 2024, 3:31am UTC](https://discuss.pynq.io/t/changing-the-ip-in-the-composable-pipeline/4301 "2024-06-03T03:31:55Z")

</div>

These steps are to use new vitis vision-based functions or custom HLS and insert them into the Composable Pipeline. I hope this helps to unravel how to extend this great tool. Please let me know if you have feedback. H…

---

## [PYNQ 3.0.1 for Zybo Z7-20](https://discuss.pynq.io/t/pynq-3-0-1-for-zybo-z7-20/6578)

<div class="topic-metadata">

**Author:** [@gabrielgagne](https://discuss.pynq.io/u/gabrielgagne)\
**Replies:** 2\
**Last updated:** [April 5, 2024, 7:59pm UTC](https://discuss.pynq.io/t/pynq-3-0-1-for-zybo-z7-20/6578 "2024-04-05T19:59:25Z")

</div>

Hello everyone, As part of my Master’s, I had to use PYNQ on a Zybo Z7-20 board. I thought it could be useful to others if I shared how I did it. Everything is documented on my personal GitHub. I also want to extend my…

---

## [PYNQ 2.7 DFX Partial Reconfiguration under Vivado 2020.2](https://discuss.pynq.io/t/pynq-2-7-dfx-partial-reconfiguration-under-vivado-2020-2/4713)

<div class="topic-metadata">

**Author:** [@briansune](https://discuss.pynq.io/u/briansune)\
**Replies:** 8\
**Last updated:** [April 3, 2024, 4:23am UTC](https://discuss.pynq.io/t/pynq-2-7-dfx-partial-reconfiguration-under-vivado-2020-2/4713 "2024-04-03T04:23:38Z")

</div>

Hello all, Introduction Due to limited support on the modulator(s) about example of DFX and procedure. I will try to share the DFX on PYNQ 2.7 flow and method that I think it is working. The goal is to provide a simpl…

---

## [Tutorial: using a HLS stream IP with DMA (Part 2: Vivado design)](https://discuss.pynq.io/t/tutorial-using-a-hls-stream-ip-with-dma-part-2-vivado-design/3345)

<div class="topic-metadata">

**Author:** [@cathalmccabe](https://discuss.pynq.io/u/cathalmccabe)\
**Replies:** 4\
**Last updated:** [September 27, 2023, 4:15pm UTC](https://discuss.pynq.io/t/tutorial-using-a-hls-stream-ip-with-dma-part-2-vivado-design/3345 "2023-09-27T16:15:17Z")

</div>

This is the second part of a tutorial that will show how to create a HLS IP and use it with an AXI DMA controlled by PYNQ. Part 1 of this tutorial showed how to build the HLS IP. This part 2 shows how to build the hardwa…

---

## [Tutorial: using a HLS stream IP with DMA (Part 1: HLS design)](https://discuss.pynq.io/t/tutorial-using-a-hls-stream-ip-with-dma-part-1-hls-design/3344)

<div class="topic-metadata">

**Author:** [@cathalmccabe](https://discuss.pynq.io/u/cathalmccabe)\
**Replies:** 1\
**Last updated:** [March 22, 2024, 10:58am UTC](https://discuss.pynq.io/t/tutorial-using-a-hls-stream-ip-with-dma-part-1-hls-design/3344 "2024-03-22T10:58:54Z")

</div>

Tutorial: using a HLS stream IP with DMA tutorial (Part 1: HLS design) In a previous tutorial I showed how to use the AXI DMA to stream data between memory to AXI stream interfaces. The DMA tutorial used an AXI stream FI…

---

## [Deploying PYNQ and Jupyter with Petalinux](https://discuss.pynq.io/t/deploying-pynq-and-jupyter-with-petalinux/677)

<div class="topic-metadata">

**Author:** [@PeterOgden](https://discuss.pynq.io/u/PeterOgden)\
**Replies:** 12\
**Last updated:** [March 21, 2024, 3:01pm UTC](https://discuss.pynq.io/t/deploying-pynq-and-jupyter-with-petalinux/677 "2024-03-21T15:01:44Z")

</div>

The PYNQ Ubuntu-based Linux system is designed for development but we have been getting an increasing number of questions about how PYNQ can be used in a more traditional embedded context where an 8 GB filesystem is …

---

## [A series of open source examples for PYNQ and Xilinx Devices (above 7 series)](https://discuss.pynq.io/t/a-series-of-open-source-examples-for-pynq-and-xilinx-devices-above-7-series/6550)

<div class="topic-metadata">

**Author:** [@briansune](https://discuss.pynq.io/u/briansune)\
**Replies:** 2\
**Last updated:** [February 1, 2024, 2:14am UTC](https://discuss.pynq.io/t/a-series-of-open-source-examples-for-pynq-and-xilinx-devices-above-7-series/6550 "2024-02-01T02:14:08Z")

</div>

Dear all, Hope you all having a strong start in this new year 2024. I am attaching a link to CMOS camera and such design example can merged to any 7 series. New example will keep coming. If possible, your support i…

---

## [Interactive C++ on the Kria-SoM in Jupyter Lab](https://discuss.pynq.io/t/interactive-c-on-the-kria-som-in-jupyter-lab/3667)

<div class="topic-metadata">

**Author:** [@stf](https://discuss.pynq.io/u/stf)\
**Replies:** 3\
**Last updated:** [January 26, 2024, 6:31pm UTC](https://discuss.pynq.io/t/interactive-c-on-the-kria-som-in-jupyter-lab/3667 "2024-01-26T18:31:15Z")

</div>

Interactive C++ on the Kria-SoM in Jupyter Lab With xeus-cling and Jupyter lab, it is possible to write interactive, interpreted, modern C++ that can execute on-target and interface with programmable logic. This blog …

---

## [Frequency modulation with RFSoC4x2](https://discuss.pynq.io/t/frequency-modulation-with-rfsoc4x2/6364)

<div class="topic-metadata">

**Author:** [@Lufter](https://discuss.pynq.io/u/Lufter)\
**Replies:** 0\
**Last updated:** [November 27, 2023, 7:14am UTC](https://discuss.pynq.io/t/frequency-modulation-with-rfsoc4x2/6364 "2023-11-27T07:14:32Z")

</div>

Is it possible to implement frequency modulation with Xilinx RFSoC? I wish to continuously sweep between two frequencies within a few microseconds. What's the suggested way to do this?

---

## [A simplified Device Identifier and Device DNA AXI read IP for PYNQ](https://discuss.pynq.io/t/a-simplified-device-identifier-and-device-dna-axi-read-ip-for-pynq/6141)

<div class="topic-metadata">

**Author:** [@briansune](https://discuss.pynq.io/u/briansune)\
**Replies:** 0\
**Last updated:** [October 4, 2023, 5:29am UTC](https://discuss.pynq.io/t/a-simplified-device-identifier-and-device-dna-axi-read-ip-for-pynq/6141 "2023-10-04T05:29:34Z")

</div>

Dear all, I am sharing a simple DNA IP without HLS and pure Verilog coding. This example is targeted ZYNQ 7000 series. This can be read via Python MMIO script. DNA is an unique ID preprogrammed onto each FPGA and can…

---

## [Using ILA to debug IP](https://discuss.pynq.io/t/using-ila-to-debug-ip/2855)

<div class="topic-metadata">

**Author:** [@Yangjie\_Qi](https://discuss.pynq.io/u/Yangjie_Qi)\
**Replies:** 3\
**Last updated:** [August 22, 2023, 10:26am UTC](https://discuss.pynq.io/t/using-ila-to-debug-ip/2855 "2023-08-22T10:26:45Z")

</div>

Hi, I’m recently working on design HLS IP and found the Integrated Logic Analyzer (ILA) is a great tool. Based on my search, there is no tutorial on how to use ILA on PYNQ. So I create a simple tutorial for that using t…

---

## [RISC-V picorv32 processor porting to KV260 + PYNQ 3.0.1](https://discuss.pynq.io/t/risc-v-picorv32-processor-porting-to-kv260-pynq-3-0-1/5914)

<div class="topic-metadata">

**Author:** [@lucadurante](https://discuss.pynq.io/u/lucadurante)\
**Replies:** 0\
**Last updated:** [August 7, 2023, 3:40pm UTC](https://discuss.pynq.io/t/risc-v-picorv32-processor-porting-to-kv260-pynq-3-0-1/5914 "2023-08-07T15:40:36Z")

</div>

https://github.com/luca-64/kv260-RISC-V-On-PYNQ/blob/main/RISC-V\_picorv32\_processor\_porting\_to\_KV260+PYNQ.pdf

---

## [Enable KV260 PWM fan speed control HOW-TO](https://discuss.pynq.io/t/enable-kv260-pwm-fan-speed-control-how-to/5851)

<div class="topic-metadata">

**Author:** [@lucadurante](https://discuss.pynq.io/u/lucadurante)\
**Replies:** 0\
**Last updated:** [July 19, 2023, 5:45pm UTC](https://discuss.pynq.io/t/enable-kv260-pwm-fan-speed-control-how-to/5851 "2023-07-19T17:45:12Z")

</div>

https://github.com/luca-64/Kria-KV260/blob/main/Enable%20KV260%20PWM%20fan%20speed%20control%20HOW-TO.pdf

---

## [AI and robotics with PYNQ](https://discuss.pynq.io/t/ai-and-robotics-with-pynq/5760)

<div class="topic-metadata">

**Author:** [@Enrico\_Giordano](https://discuss.pynq.io/u/Enrico_Giordano)\
**Replies:** 0\
**Last updated:** [June 30, 2023, 6:06pm UTC](https://discuss.pynq.io/t/ai-and-robotics-with-pynq/5760 "2023-06-30T18:06:39Z")

</div>

Hello guys! We are thrilled to announce that in the new video of AMD is shown a small demo software for Facial Emotion Classification, made by my company MakarenaLabs, for enabling machine learning, AI, and robotics wit…

---

## [Pynq with SmartSSD?](https://discuss.pynq.io/t/pynq-with-smartssd/5703)

<div class="topic-metadata">

**Author:** [@drichmond](https://discuss.pynq.io/u/drichmond)\
**Replies:** 0\
**Last updated:** [June 14, 2023, 5:06pm UTC](https://discuss.pynq.io/t/pynq-with-smartssd/5703 "2023-06-14T17:06:20Z")

</div>

Howdy folks, Has anyone tried to use PYNQ with the SmartSSD board? Curious about experiences, gotchas

---

## [From PYNQ to bare-metal](https://discuss.pynq.io/t/from-pynq-to-bare-metal/5443)

<div class="topic-metadata">

**Author:** [@Enrico\_Giordano](https://discuss.pynq.io/u/Enrico_Giordano)\
**Replies:** 1\
**Last updated:** [June 13, 2023, 4:49am UTC](https://discuss.pynq.io/t/from-pynq-to-bare-metal/5443 "2023-06-13T04:49:33Z")

</div>

Hello community! We have created a new tutorial for PYNQ! With this tutorial, we will see a simple guideline for transforming a Proof of Concept project made with PYNQ into a real product, using a bare-metal system. c…

---

## [How to set GEM - VIVADO - RFSoC 4x2](https://discuss.pynq.io/t/how-to-set-gem-vivado-rfsoc-4x2/5642)

<div class="topic-metadata">

**Author:** [@Agustin\_Avila\_Quirog](https://discuss.pynq.io/u/Agustin_Avila_Quirog)\
**Replies:** 0\
**Last updated:** [May 31, 2023, 7:48pm UTC](https://discuss.pynq.io/t/how-to-set-gem-vivado-rfsoc-4x2/5642 "2023-05-31T19:48:17Z")

</div>

Hi, I’m starting to study AMD’s RFSoC 4x2 board. I have to configure to send data stored in memory (I still don’t know if PS or PL memory) through Ethernet (RJ 45). Can someone give me some documentation that can help me…

---

## [Where do i can learn Pynq Development](https://discuss.pynq.io/t/where-do-i-can-learn-pynq-development/5605)

<div class="topic-metadata">

**Author:** [@csarac](https://discuss.pynq.io/u/csarac)\
**Replies:** 4\
**Last updated:** [May 29, 2023, 9:04am UTC](https://discuss.pynq.io/t/where-do-i-can-learn-pynq-development/5605 "2023-05-29T09:04:53Z")

</div>

Hello, i want to learn Pynq development. Can you suggest and course, videos, books and other materials to learn it? Thanks.

---

## [Build PYNQ-2.4 SD card Image for Zedboard v2018.3](https://discuss.pynq.io/t/build-pynq-2-4-sd-card-image-for-zedboard-v2018-3/2702)

<div class="topic-metadata">

**Author:** [@yangyt96](https://discuss.pynq.io/u/yangyt96)\
**Replies:** 3\
**Last updated:** [May 28, 2023, 10:15pm UTC](https://discuss.pynq.io/t/build-pynq-2-4-sd-card-image-for-zedboard-v2018-3/2702 "2023-05-28T22:15:57Z")

</div>

While following the provided tutorial from the official website of pynq, I have met a lot of errors and failed to build pynq image for zedboard. So, I would like to write down this for others as a reference for newbie. …

[Previous page](https://discuss.pynq.io/c/tutorials-workshops/15.md)

[Next page](https://discuss.pynq.io/c/tutorials-workshops/15.md?page=2)
