# Can't Find IP in Hierarchy for capture\_adc

**URL:** <https://discuss.pynq.io/t/cant-find-ip-in-hierarchy-for-capture-adc/7694>\
**Category:** Support\
**Created:** [November 6, 2024, 10:02pm UTC](https://discuss.pynq.io/t/cant-find-ip-in-hierarchy-for-capture-adc/7694 "2024-11-06T22:02:31Z")\
**Posts on this page:** 2\
**Page:** 1

<div class="post-metadata">

**Author:** ![charles\_cee3](https://avatars.discourse-cdn.com/v4/letter/c/ec9cab/32.png) [@charles\_cee3](https://discuss.pynq.io/u/charles_cee3)\
**Post date:** [November 6, 2024, 10:02pm UTC](https://discuss.pynq.io/t/cant-find-ip-in-hierarchy-for-capture-adc/7694/1 "2024-11-06T22:02:31Z")

</div>

Currently I am using a ZCU111 board to run PYNQ 3.0.1 for running an example project for an oversampled polyphase filter bank (OPFB): [GitHub - MazinLab/RFSoC\_OPFB at zcu111\_legacy](https://github.com/MazinLab/RFSoC_OPFB/tree/zcu111_legacy)

I am able to produce a spectral output on the DAC channels of the board, but am having an issue with capturing data via a loopback on the ADC channel(s). I am running into an issue where the jupyter notebook cannot find an IP via the overlay

 ![image](https://us1.discourse-cdn.com/flex019/uploads/pynq1/original/2X/7/7048a3b76c6e7513f703183d97ffab4c063029b3.png)

Can someone kindly point to me where I might have done wrong? Feel free to reach out with any follow up questions, thank you

---

<div class="post-metadata">

**Author:** ![cathalmccabe](https://sea1.discourse-cdn.com/flex019/user_avatar/discuss.pynq.io/cathalmccabe/32/3348_2.png) [@cathalmccabe](https://discuss.pynq.io/u/cathalmccabe)\
**Post date:** [November 7, 2024, 8:13am UTC](https://discuss.pynq.io/t/cant-find-ip-in-hierarchy-for-capture-adc/7694/2 "2024-11-07T08:13:22Z")

</div>

Did you check the [ip\_dict](https://pynq.readthedocs.io/en/v2.5/pynq_package/pynq.overlay.html?highlight=ip_dict#pynq.overlay.Overlay.ip_dict) for your overlay?  
Does your IP have an AXI interface connected to the PS? PYNQ needs this to be able to “see” and control the IP.  
Do you have hierarchy in your block design? Hierarchy can cause problems.

Cathal