Developing Verilog AXI Stream Overlays and interfacing to ZYNQ

[marioruiz]

Hi @David_Qin,

There’s a two part tutorial where Cathal covers DMA in great detail Tutorial: PYNQ DMA (Part 1: Hardware design)

Mario