# Using more pins for logictools in jupyter/Vivado

**URL:** <https://discuss.pynq.io/t/using-more-pins-for-logictools-in-jupyter-vivado/2755>\
**Category:** Support\
**Created:** [June 15, 2021, 3:45pm UTC](https://discuss.pynq.io/t/using-more-pins-for-logictools-in-jupyter-vivado/2755 "2021-06-15T15:45:19Z")\
**Posts on this page:** 1\
**Showing post:** 2

<div class="post-metadata">

**Author:** ![cathalmccabe](https://sea1.discourse-cdn.com/flex019/user_avatar/discuss.pynq.io/cathalmccabe/32/3348_2.png) [@cathalmccabe](https://discuss.pynq.io/u/cathalmccabe)\
**Post date:** [July 14, 2021, 12:14pm UTC](https://discuss.pynq.io/t/using-more-pins-for-logictools-in-jupyter-vivado/2755/2 "2021-07-14T12:14:34Z")

</div>

It would be better to do this in Vivado if you can.  
You should be able to find plenty of examples/tutorials on the internet.

E.g.  
VHDL LFSR (you may find better examples)  
[https://surf-vhdl.com/how-to-implement-an-lfsr-in-vhdl/](https://surf-vhdl.com/how-to-implement-an-lfsr-in-vhdl/)  
PYNQ creating a hardware design:  
[https://discuss.pynq.io/t/tutorial-creating-a-hardware-design-for-pynq/145/8](https://discuss.pynq.io/t/tutorial-creating-a-hardware-design-for-pynq/145/8)

Cathal

---

_[View the full topic](https://discuss.pynq.io/t/using-more-pins-for-logictools-in-jupyter-vivado/2755)._