Hi, In this example GitHub - Xilinx/PYNQ-HelloWorld: This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework. , the authors show us how to use resize kernel with some Python code, but it needs a DMA and some AXI4-Stream4 Data Width Converter to transfer data. …

Access Acceleration kernel without DMA

cathalmccabe April 13, 2022, 7:20am 5

I’ve just added this tutorial on using HLS IP with AXI Master interfaces from PYNQ which should answer your questions.

Cathal

2 Likes

Topic		Replies	Views
Tutorial: AXI Master interfaces with HLS IP Learn	6	7252	December 14, 2023
Tutorial: using a HLS stream IP with DMA (Part 1: HLS design) Learn	2	11837	March 22, 2024
PYNQ DDR+DMA for Arrays (not streams!) Support	2	615	December 1, 2021
Transfer image through DMA Support	2	200	January 2, 2024
Sharing buffer address with programmable logic Support	5	496	September 9, 2022