|
About the Learn category
|
|
0
|
936
|
February 16, 2019
|
|
RFSoC 4x2 Bare-Metal Tutorial: 10 MHz DAC–ADC Loopback
|
|
1
|
60
|
April 29, 2026
|
|
Tutorial: AXI Master interfaces with HLS IP
|
|
8
|
12377
|
February 24, 2026
|
|
Building a demo kernel module for PYNQ v3.1
|
|
1
|
60
|
January 8, 2026
|
|
Tutorial: Creating a hardware design for PYNQ
|
|
18
|
38359
|
December 21, 2025
|
|
PYNQ and QICK relations
|
|
0
|
71
|
November 1, 2025
|
|
Vitis IDE examples or similar for rfsoc4x2
|
|
0
|
60
|
October 17, 2025
|
|
Which Ebook Is Best for Python?
|
|
5
|
965
|
October 12, 2025
|
|
Tutorial: PYNQ DMA (Part 1: Hardware design)
|
|
35
|
40315
|
October 11, 2025
|
|
Debugging Common DMA Issues [Part 3]
|
|
10
|
1868
|
August 25, 2025
|
|
Matching tile DAC ADC on VIVADO to actual location on RFSoc4x2 board
|
|
1
|
82
|
July 31, 2025
|
|
Overlay with DAC ADC in rfsock4x2
|
|
13
|
380
|
July 31, 2025
|
|
DDR setting for my rfsoc4x2 proccesor
|
|
5
|
161
|
July 17, 2025
|
|
Understanding the interconnect logic of given base overlay
|
|
2
|
84
|
July 7, 2025
|
|
Use of the arduino pins in PYNQ-Z2
|
|
0
|
92
|
June 16, 2025
|
|
Building a Kernel Module for a ZYNQ PL peripheral
|
|
0
|
107
|
June 15, 2025
|
|
Tutorial: Rebuilding the PYNQ base overlay (PYNQ v2.6)
|
|
13
|
12590
|
June 6, 2025
|
|
Tutorial: PYNQ DMA (Part 2: Using the DMA from PYNQ)
|
|
7
|
20694
|
May 27, 2025
|
|
Seeking Guidance on Learning ADC and DAC in RFSoC 4x2
|
|
7
|
871
|
May 12, 2025
|
|
Tutorial: Using a new hardware design with PYNQ (AXI GPIO)
|
|
5
|
14224
|
April 17, 2025
|
|
Connecting to the ILA using HW Server [Part 2]
|
|
4
|
1174
|
April 2, 2025
|
|
Install ROS Noetic on PYNQ image
|
|
2
|
672
|
March 27, 2025
|
|
PYNQ-Z1 pinout
|
|
2
|
881
|
March 4, 2025
|
|
ADC input on Pynq-ZU
|
|
1
|
107
|
February 24, 2025
|
|
Designing an Overlay using Vivado Integrated Logic Analyzer (ILA) [Part 1]
|
|
10
|
1602
|
February 14, 2025
|
|
PYNQ Coverage
|
|
2
|
98
|
January 23, 2025
|
|
Auxiliary materials
|
|
0
|
41
|
January 5, 2025
|
|
Tutorial: using a HLS stream IP with DMA (Part 3: Using the HLS IP from PYNQ)
|
|
4
|
9164
|
January 3, 2025
|
|
PYNQ-ZU labs
|
|
1
|
113
|
November 25, 2024
|
|
100 Gigabit Ethernet for RFSoC-PYNQ Overlays
|
|
8
|
7340
|
November 25, 2024
|
