|
About the Learn category
|
|
0
|
992
|
February 16, 2019
|
|
Clickable diagram of your PYNQ overlay, with wires coloured by clock domain + CDC checks
|
|
1
|
66
|
October 30, 2026
|
|
RFSoC 4x2 Bare-Metal: 2 ADC Multi-Tile Synchronization
|
|
0
|
57
|
October 21, 2026
|
|
Tutorial: Using RFSoC with PYNQ.remote
|
|
2
|
444
|
July 15, 2026
|
|
End-to-End Machine Learning Hardware Acceleration on the AMD AUP-ZU3 SoC/FPGA
|
|
0
|
92
|
June 9, 2026
|
|
Tutorial: Rebuilding the PYNQ base overlay (PYNQ v2.3)
|
|
13
|
9582
|
May 26, 2026
|
|
RFSoC 4x2 Bare-Metal Tutorial: 10 MHz DAC–ADC Loopback
|
|
1
|
286
|
April 29, 2026
|
|
Tutorial: AXI Master interfaces with HLS IP
|
|
6
|
12761
|
February 24, 2026
|
|
Building a demo kernel module for PYNQ v3.1
|
|
1
|
111
|
January 8, 2026
|
|
Tutorial: Creating a hardware design for PYNQ
|
|
18
|
39875
|
December 21, 2025
|
|
PYNQ and QICK relations
|
|
0
|
99
|
November 1, 2025
|
|
Vitis IDE examples or similar for rfsoc4x2
|
|
0
|
93
|
October 17, 2025
|
|
Which Ebook Is Best for Python?
|
|
5
|
1054
|
October 12, 2025
|
|
Tutorial: PYNQ DMA (Part 1: Hardware design)
|
|
30
|
42659
|
October 11, 2025
|
|
Debugging Common DMA Issues [Part 3]
|
|
7
|
2355
|
September 3, 2024
|
|
Matching tile DAC ADC on VIVADO to actual location on RFSoc4x2 board
|
|
1
|
131
|
July 31, 2025
|
|
Overlay with DAC ADC in rfsock4x2
|
|
13
|
552
|
July 31, 2025
|
|
DDR setting for my rfsoc4x2 proccesor
|
|
5
|
258
|
July 17, 2025
|
|
Understanding the interconnect logic of given base overlay
|
|
2
|
115
|
July 7, 2025
|
|
Use of the arduino pins in PYNQ-Z2
|
|
0
|
116
|
June 16, 2025
|
|
Building a Kernel Module for a ZYNQ PL peripheral
|
|
0
|
157
|
June 15, 2025
|
|
Tutorial: Rebuilding the PYNQ base overlay (PYNQ v2.6)
|
|
11
|
12946
|
June 6, 2025
|
|
Tutorial: PYNQ DMA (Part 2: Using the DMA from PYNQ)
|
|
4
|
21663
|
January 10, 2023
|
|
Seeking Guidance on Learning ADC and DAC in RFSoC 4x2
|
|
7
|
1078
|
May 12, 2025
|
|
Tutorial: Using a new hardware design with PYNQ (AXI GPIO)
|
|
5
|
14639
|
April 17, 2025
|
|
Connecting to the ILA using HW Server [Part 2]
|
|
2
|
1369
|
April 2, 2025
|
|
Install ROS Noetic on PYNQ image
|
|
2
|
714
|
March 27, 2025
|
|
PYNQ-Z1 pinout
|
|
2
|
1244
|
March 4, 2025
|
|
ADC input on Pynq-ZU
|
|
1
|
141
|
February 24, 2025
|
|
Designing an Overlay using Vivado Integrated Logic Analyzer (ILA) [Part 1]
|
|
7
|
1899
|
February 14, 2025
|