About the Learn category
|
|
0
|
873
|
February 16, 2019
|
Tutorial: Creating a hardware design for PYNQ
|
|
11
|
31747
|
December 7, 2024
|
PYNQ-ZU labs
|
|
1
|
18
|
November 25, 2024
|
100 Gigabit Ethernet for RFSoC-PYNQ Overlays
|
|
8
|
6221
|
November 25, 2024
|
Working code example for GPIO ZYNQ7000
|
|
0
|
13
|
November 21, 2024
|
Tutorial: PYNQ DMA (Part 1: Hardware design)
|
|
30
|
28631
|
November 15, 2024
|
About PYNQ support for Arty-Z7 board
|
|
3
|
17
|
September 30, 2024
|
Debugging Common DMA Issues [Part 3]
|
|
9
|
387
|
September 3, 2024
|
Designing an Overlay using Vivado Integrated Logic Analyzer (ILA) [Part 1]
|
|
3
|
261
|
August 31, 2024
|
Tutorial: Using a new hardware design with PYNQ (AXI GPIO)
|
|
1
|
12394
|
August 20, 2024
|
PYNQ 2.7 DFX Partial Reconfiguration under Vivado 2020.2 - TCL Script ALL-IN-ONE
|
|
6
|
631
|
August 8, 2024
|
ZCU216 basic ADC and DAC IQ send and receive example
|
|
0
|
41
|
July 31, 2024
|
Testing Tensorflow 2.5 in Zybo-Z7 running Pynq 2.7
|
|
10
|
2489
|
July 25, 2024
|
Testing PyTorch 1.8 in Zybo-Z7 running Pynq 2.7
|
|
1
|
1530
|
July 25, 2024
|
Pynq 2.7 for Zybo-Z7
|
|
16
|
5153
|
July 25, 2024
|
PYNQ-Z1 pinout
|
|
0
|
74
|
July 24, 2024
|
Using an ILA without Physical micro USB cable [Part 4]
|
|
2
|
156
|
June 17, 2024
|
Connecting to the ILA using HW Server [Part 2]
|
|
2
|
166
|
June 17, 2024
|
Changing the IP in the Composable Pipeline
|
|
19
|
1201
|
June 3, 2024
|
Tutorial: AXI Master interfaces with HLS IP
|
|
7
|
9424
|
April 29, 2024
|
Seeking Guidance on Learning ADC and DAC in RFSoC 4x2
|
|
6
|
333
|
April 19, 2024
|
PYNQ 3.0.1 for Zybo Z7-20
|
|
2
|
800
|
April 5, 2024
|
PYNQ 2.7 DFX Partial Reconfiguration under Vivado 2020.2
|
|
8
|
2033
|
April 3, 2024
|
Tutorial: using a HLS stream IP with DMA (Part 2: Vivado design)
|
|
4
|
7755
|
September 27, 2023
|
Tutorial: using a HLS stream IP with DMA (Part 1: HLS design)
|
|
2
|
14623
|
March 22, 2024
|
Deploying PYNQ and Jupyter with Petalinux
|
|
12
|
12456
|
March 21, 2024
|
A series of open source examples for PYNQ and Xilinx Devices (above 7 series)
|
|
2
|
448
|
February 1, 2024
|
Interactive C++ on the Kria-SoM in Jupyter Lab
|
|
3
|
2799
|
January 26, 2024
|
Tutorial: using a HLS stream IP with DMA (Part 3: Using the HLS IP from PYNQ)
|
|
3
|
7216
|
January 9, 2024
|
Frequency modulation with RFSoC4x2
|
|
0
|
182
|
November 27, 2023
|