DMA Stream Output Only Hangs

Support
4

The DMA expects to see TLAST in the AXI stream set to 1 for the last value of the transfer. This may be of use:

https://discuss.pynq.io/t/tutorial-using-a-hls-stream-ip-with-dma-part-1-hls-design/3344

Cathal