Can anyone point me at an example of a Verilog or VHDL module that will write to dual port memory that can be accessed via the AXI bus?
I thought I understood the write sequence, but my code only seems to work intermittently, so I must be missing something.