Hello, I would like to integrate ZMOD’s with PYNQ but I have encountered some problems. In short, I need to add &ZmodADC_0_AXI_ZmodADC1410_1 { compatible = “generic-uio”; }; &ZmodDAC_0_AXI_ZmodDAC1411_v1_0_0 { compatible = “generic-uio”; }; &amba_pl { axidma_chrdev_0: axidma_chrdev@0 { compatible = “xlnx,axidma-chrdev”; dmas = ; dma-names = “rx_channel”; index = ; }; axidma_chrdev_1: axidma_chrdev@1 { compatible = “xlnx,axidma-chrdev”; dmas = ; dma-names = “tx_channel”; index = ; }; }; to device tree. These are located In PL, and are not included in device-tree for PYNQ. Now I’m enabling FPGA manager and Device tree overlays and I got PL.dtsi with PL fragments from petalinux project. I tried to add manually changes to PL.dtsi and compile it with PYNQ-PRIO but I got some error with uio device. /* * CAUTION: This file is automatically generated by Xilinx. * Version: * Today is: Mon Oct 5 10:13:24 2020 */ /dts-v1/; /plugin/; / { fragment@0 { target = ; overlay0: __overlay__ { #address-cells = ; #size-cells = ; firmware-name = "design_1_wrapper.bit.bin"; }; }; fragment@1 { target = ; overlay1: __overlay__ { afi0: afi0@f8008000 { #address-cells = ; #size-cells = ; compatible = "xlnx,afi-fpga"; reg = ; xlnx,afi-width = ; }; clocking0: clocking0 { #clock-cells = ; assigned-clock-rates = ; assigned-clocks = ; clock-output-names = "fabric_clk"; clocks = ; compatible = "xlnx,fclk"; }; }; }; fragment@2 { target = ; overlay2: __overlay__ { #address-cells = ; #size-cells = ; ZmodADC_0_AXI_ZmodADC1410_1: AXI_ZmodADC1410@43c00000 { clock-names = "s00_axi_aclk"; clocks = ; compatible = "generic-uio"; interrupt-names = "lIrqOut"; interrupt-parent = ; interrupts = ; reg = ; xlnx,s00-axi-addr-width = ; xlnx,s00-axi-data-width = ; }; misc_clk_0: misc_clk_0 { #clock-cells = ; clock-frequency = ; compatible = "fixed-clock"; }; ZmodADC_0_axi_dma_0: dma@40400000 { #dma-cells = ; clock-names = "s_axi_lite_aclk", "m_axi_s2mm_aclk"; clocks = , ; compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a"; interrupt-names = "s2mm_introut"; interrupt-parent = ; interrupts = ; reg = ; xlnx,addrwidth = ; xlnx,sg-length-width = ; dma-channel@40400030 { compatible = "xlnx,axi-dma-s2mm-channel"; dma-channels = ; interrupts = ; xlnx,datawidth = ; xlnx,device-id = ; }; }; misc_clk_1: misc_clk_1 { #clock-cells = ; clock-frequency = ; compatible = "fixed-clock"; }; ZmodDAC_0_AXI_ZmodDAC1411_v1_0_0: AXI_ZmodDAC1411_v1_0@43c10000 { clock-names = "s00_axi_aclk"; clocks = ; compatible = "generic-uio"; reg = ; xlnx,s00-axi-addr-width = ; xlnx,s00-axi-data-width = ; }; ZmodDAC_0_axi_dma_1: dma@40410000 { #dma-cells = ; clock-names = "s_axi_lite_aclk", "m_axi_mm2s_aclk"; clocks = , ; compatible = "xlnx,axi-dma-7.1", "xlnx,axi-dma-1.00.a"; interrupt-names = "mm2s_introut"; interrupt-parent = ; interrupts = ; reg = ; xlnx,addrwidth = ; xlnx,sg-length-width = ; dma-channel@40410000 { compatible = "xlnx,axi-dma-mm2s-channel"; dma-channels = ; interrupts = ; xlnx,datawidth = ; xlnx,device-id = ; }; }; axidma_chrdev_0: axidma_chrdev@0 { compatible = "xlnx,axidma-chrdev"; dmas = ; dma-names = "rx_channel"; index = ; }; axidma_chrdev_1: axidma_chrdev@1 { compatible = "xlnx,axidma-chrdev"; dmas = ; dma-names = "tx_channel"; index = ; }; }; }; }; In jupyter notebook ol = Overlay(“/home/xilinx/jupyter_notebooks/SomeFolder/test.bit”) ol.download(dtbo=“/home/xilinx/jupyter_notebooks/SomeFolder/pl.dtbo”) And I have an error. [Screenshot from 2020-10-07 13-15-03] Why is Fabric colliding with uio0? Is the overlay fragment somehow broken? This is device-tree generated by petalinux ProjectFiles - Google Drive

You have a conflict of the interrupt pins: https://github.com/Xilinx/PYNQ/blob/master/sdbuild/boot/meta-pynq/recipes-bsp/device-tree/files/pynq_uio.dtsi The system interrupt controller from pynq used 0x1d (29) which is the same as your device tree segment. To resolve this issue, move away your interrupt pins from the first interrupt of irq0. So your index can start with 0x1e (30).

Like in this post: [image] Eclypse-Z7 PYNQ porting guide A tutorial how to port Eclypse-Z7 to PYNQ, some IP synthesis and led blinking. By Bartosz Rycko.

Pynq device tree overlay ZMOD's

Support

bartokon October 9, 2020, 6:09am 2

Like in this post:

Topic		Replies	Views
Eclypse Z7: Could not find UIO device for interrupt pin Support	1	310	April 16, 2024
How to access the DMA in the module Support	4	1147	February 8, 2023
Build PYNQ OS for ZCU102 with Yocto Support	24	4178	July 26, 2022
ZCU104 - Pynq overlay failed with DMA Support	8	1152	February 2, 2021
PYNQ on ZCU102 device tree Support	0	493	January 11, 2022

Pynq device tree overlay ZMOD's

Related topics