Here is an experiments about RISC-V replacement on PYNQ:
The RISC-V Core can run with variations on RISC-V aka asymmetric multi processing.
You can easily find the github link about Xilinx-series FPGA-based RISV.
With the help of ZYNQ you can create AXI-bridge between them.
