PYNQ v2.4 Ultra96v2, Vivado 2023.2 and Vitis HLS 2023.2 Hi, I created an IP core with AXI stream interface successfully (I can see all interface signals). After creating the design with Vivado 2023.2 I can’t transfer via DMA, in particular my code doesn’t pass wait(). I attach the HLS code. Thank y…

I did. I have 3 DMAs in my design and I can’t find anything that can help

Multiple DMA wait() problem

matthew November 4, 2024, 4:18pm 2

Hi,
Did you check this post?

Topic		Replies	Views
DMA stuck at wait() Support	3	145	June 26, 2025
DMA sends and receives multiple times Support	4	752	December 1, 2023
DMA stuck when using custom HLS ip Support	5	1534	December 1, 2023
DMA Transfer Error! Support	11	1775	June 28, 2021
DMA.recvchannel.wait() always hanging Support	2	794	November 29, 2023