From where the code has been interrupted, it looks like you are waiting to receive all the data you expect from the DMA.
Some possible reasons for this are that “TLAST” is not being asserted in the data stream, or you are expecting to read more data than the DMA is sending.
Cathal