Transmitting x ms frames with dac_player

marioruiz · September 28, 2024, 9:57am

If you want to modify the number of samples and the size of the BRAM, you will need to modify overlay in Vivado.

The logic that plays the samples is here

Xilinx/RFSoC-MTS/blob/main/boards/ip/rtl/DACRAMstreamer.v

// -------------------------------------------------------------------------------------------------
// Copyright (C) 2023 Advanced Micro Devices, Inc
// SPDX-License-Identifier: MIT
// ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- ---- --
`timescale 1ns / 1ps

module DACRAMstreamer #( parameter DWIDTH = 256, parameter MEM_SIZE_BYTES = 131072, parameter USE_VECTOR_COUNT = 0 ) (
  (* X_INTERFACE_PARAMETER = "MASTER_TYPE BRAM_CTRL, READ_WRITE_MODE READ, MEM_SIZE 131072, MEM_WIDTH 256" *)

  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_A DIN" *)
  output wire [DWIDTH-1:0] portA_cpu_wdata, // Data In Bus (optional)

  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_A WE" *)
  output [DWIDTH/8-1:0] portA_we, // Byte Enables (optional)

  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_A EN" *)
  output reg portA_en, // Chip Enable Signal (optional)

  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_A DOUT" *)
  input wire [DWIDTH-1:0] portA_cpu_rdata, // Data Out Bus (optional)

This file has been truncated. show original

Mario

Topic		Replies	Views
Using DDR4 RAM for dac_player Support	0	24	November 18, 2024
Generate and digitize arbitrary waveforms Support	5	520	January 27, 2025
RFSoc 4x2 Signal generation Support	2	202	July 4, 2024
RF data converter DAC not working Support	4	212	July 20, 2024
RFSoC 4x2 transmit and receive help Support	5	1455	January 27, 2025

Transmitting x ms frames with dac_player

Related topics