|
Pynq RFSoC Workshop image 3.0.1 for ZCU111 does not contain the notebooks
|
|
3
|
60
|
October 2, 2024
|
|
Transmitting x ms frames with dac_player
|
|
5
|
65
|
October 2, 2024
|
|
Pynq Z2 board boot
|
|
4
|
136
|
October 1, 2024
|
|
Changing Sampling Frequency of RFDC IP
|
|
19
|
195
|
September 30, 2024
|
|
External clocking
|
|
4
|
43
|
September 27, 2024
|
|
Adding my video streaming overlay to PRE-BUILT Pynq image targeting Zybo
|
|
5
|
66
|
September 27, 2024
|
|
An error occurred when loading a .bit file for memory mapping under the PYNQ framework
|
|
8
|
24
|
September 26, 2024
|
|
NCO Mixer outputs on the RFSOC ADC incorrect
|
|
3
|
151
|
September 26, 2024
|
|
ADC sampling rate
|
|
1
|
120
|
September 24, 2024
|
|
Fast data transfer to pynq buffer
|
|
1
|
175
|
September 23, 2024
|
|
DAC bringup
|
|
9
|
125
|
September 23, 2024
|
|
Unable to install keras in pynq zu
|
|
3
|
26
|
September 23, 2024
|
|
Opencv-python error occurs when building PYNQ3.0 framework on ubuntu22.04.3
|
|
3
|
19
|
September 22, 2024
|
|
Repeating signal from DMA to DAC
|
|
13
|
421
|
September 18, 2024
|
|
AXI timer capture mode
|
|
3
|
1170
|
September 17, 2024
|
|
Transfer float from PS to PL using AXI DMA
|
|
1
|
108
|
September 17, 2024
|
|
I always re-install my PYNQ system
|
|
4
|
38
|
September 16, 2024
|
|
Mismatch of PYNQ Data Stream from DMA on Ultrascale+
|
|
10
|
75
|
September 16, 2024
|
|
Error in multiplexed ip core
|
|
4
|
16
|
September 14, 2024
|
|
Regarding speed of overlay
|
|
3
|
82
|
September 12, 2024
|
|
How to determine the percentage of the zynq FPGA chip (on the Pynq-z1 kit) cells utilization
|
|
4
|
37
|
September 11, 2024
|
|
Can you extract Python Libraries for Zynq Programming?
|
|
1
|
73
|
September 11, 2024
|
|
Tensorflow and keras instal
|
|
1
|
37
|
September 10, 2024
|
|
ZCU111 pynq 2.5: problem with MTS Tile1 sync and mixer
|
|
22
|
2575
|
September 10, 2024
|
|
SPI communication
|
|
0
|
36
|
September 9, 2024
|
|
SD Card Failure. Notebooks recoverable?
|
|
7
|
50
|
September 12, 2024
|
|
MMIO with connected to custom HDL can't use the clock
|
|
6
|
31
|
September 8, 2024
|
|
Send and receive vector of data via DMA
|
|
1
|
38
|
September 7, 2024
|
|
DMA with custom IP written in verilog
|
|
3
|
121
|
September 7, 2024
|
|
Adc/dac transfer data request
|
|
2
|
47
|
September 6, 2024
|
