Home
Get Started
Boards
Community
Source Code
Support
PYNQ
Developing Verilog AXI Stream Overlays and interfacing to ZYNQ
Learn
RogerPease
February 11, 2021, 1:21pm
6
Hi-
and
Are the prior two tutorials I had written.
Roger
2 Likes
show post in topic
Related topics
Topic
Replies
Views
Activity
Creating an AXI Stream IP that connects to DMA
Support
5
1121
December 10, 2021
Tutorial: Creating a new Verilog Module Overlay
Learn
2
7118
August 25, 2022
How could we use a axi interface in pynq?
Support
3
2174
December 20, 2020
Tutorial: Creating a Verilog Overlay with Bidirectional Pins
Learn
0
2180
August 4, 2020
How to design an axi interface IP for pynq
Support
1
766
January 7, 2021