Hi, I am using Vivado 2018.1 and pynq v2.0 image. I created the block design and uploaded the bitstream in Pynq jupyter notebook. When I see the output I am getting all zeros as output. I created the block design for axi streaming interface. Can you please help me to sort this issue? I will att…

[image] Arun_Kumar_Kurapati: design and uploaded the bitstream in Pynq jupyter notebook. When I see the output I am getting all zeros as output. I created the block design for axi streaming interface. This could be a problem with your IP, that it is writing out zeros. Try initialize your ou…

Sir I checked my IP in vivado and it is working fine. [IMG-20230214-WA0041]

This doesn’t really give very much information. This is a small snapshot of your simulation. Working in simulation != working in hardware. Also, the test value in your notebook != your simulation value. Did you try initialize the buffer with a non-zero value? The DMA seems to complete properly. …

@cathalmccabe Cathal do you have any tutorial about AXIS simulation via Vivado AXI4-Stream Verification IP (Verilog + Sys-Verilog)? If so then this could help @Arun_Kumar_Kurapati to reduce the compile and try iterations. Enjoy~

What do you mean by initializing the buffer with a non-zero value? I am very new to this can you please explain clearly? And also should we check the register_map for IP or dma ?

Hi @cathalmccabe I followed your suggestions and initiated the output buffer with non-zero values and when I print the output I am getting the first value as zero and the rest the values are the same as they were in the initiated buffer. I do not understand why it is overwriting the first value as…

@Arun_Kumar_Kurapati @cathalmccabe Back to the inherent environment: As @Arun_Kumar_Kurapati mentioned Vivado 2018.1 and pynq v2.0 image?? See → PYNQ SD Card image — Python productivity for Zynq (Pynq) v2.0 is targeted 2016.1 not 2018.1 Please make sure environment is aligned with the targete…

Hi @briansune Which version of the image should be used for vivado 2018.1 [image] They haven’t mentioned about 2018.1 version.

@Arun_Kumar_Kurapati @cathalmccabe I have no good answer here it is not tested vs could works. If logically speaking newer revision (big steps @ 2019 after) usually support old ones. But your case is a newer tools is applied to older PYNQ version. Meanwhile, as Cathal just mention the tlast sho…

Hi @briansune sir, I didn’t understand what you mean, I have no clue how to proceed, can you please explain clearly?

Getting all zeros as output in pynq jupyter notebook

Support

Arun_Kumar_Kurapati February 14, 2023, 11:48am 3

Sir I checked my IP in vivado and it is working fine.

AXI Stream IP doesn't work

Topic		Replies	Views
AXI Stream IP doesn't work Support	2	507	February 15, 2023
Tutorial: PYNQ DMA (Part 2: Using the DMA from PYNQ) Learn	4	21082	January 10, 2023
AXI Stream data shows on simulation, not in PYNQ Support	9	357	September 25, 2023
Mismatch of PYNQ Data Stream from DMA on Ultrascale+ Support	10	173	September 16, 2024
FIFO using PYNQ DMA Support	7	5019	July 10, 2020

Getting all zeros as output in pynq jupyter notebook

Related topics