Partial reconfigure problem with vector add

luwawa · September 20, 2022, 2:05am

-pynq v2.7 pynq z2 vitis_hls 2020.2 vivado 2020.2

I use HLS to generate IP core

#include “ap_int.h”
#include “ap_fixed.h”
#include “hls_math.h”

int test(ap_int<64> a[3], ap_int<64> b[3], ap_int<64> c[3])
{
#pragma HLS INTERFACE m_axi port=a offset=slave bundle=data0
#pragma HLS INTERFACE s_axilite register port=a bundle=ctrl
#pragma HLS INTERFACE m_axi port=b offset=slave bundle=data1
#pragma HLS INTERFACE s_axilite register port=b bundle=ctrl
#pragma HLS INTERFACE m_axi port=c offset=slave bundle=data2
#pragma HLS INTERFACE s_axilite register port=c bundle=ctrl
#pragma HLS INTERFACE s_axilite register port=return bundle=ctrl
for (int i_chaining_0 = 0; i_chaining_0 < 3; i_chaining_0 += 1)
{
c[i_chaining_0] = a[i_chaining_0] + b[i_chaining_0];
}

return 0;
}
All work fine with the full bitstream. I just create a hier block and create partial definition in vivado. I program the FPGA with a partial bitstream the accelerator becomes unresponsive (ap_start stays at 1 and there is no output).
ip = overlay.test
ip.write(0x00, 0x1)
isready = ip.read(0x00)
while (isready == 1): # wait PL to finish
isready = ip.read(0x00)
isready is always 1. My situation is similar to this question, but no one answer yet.

marioruiz · September 20, 2022, 7:10am

Hi,

Have you included a DFX AXI Shutdown Manager in the AXI4 interfaces? If so, are you controlling it while downloading the partial bitstream?

https://www.xilinx.com/products/intellectual-property/dfx-axi-shutdown-manager.html

The Dynamic Function eXchange (DFX) AXI Shutdown Manager can be used to make the AXI interfaces between a Reconfigurable Partition and the static logic safe during dynamic reconfiguration. When active, AXI transactions sent to the Reconfigurable Module (RM), and AXI transactions emanating from the RM, are terminated because the RM might not be able to complete them. Failure to complete could cause system deadlock. When inactive, transactions are passed unaltered.

Mario

luwawa · September 20, 2022, 9:20pm

Hi Marioruiz,

Thank you for your reply!!!

I use a dfx decoupler. Is that enough? This is my design.

My code:

pr = overlay.dfx_decoupler_0
pr.write(0x00, 0)
pr.write(0x00, 1)
overlay.pr_download(‘hier_0’, ‘partial.bit’)
pr.write(0x00, 0)
ip = overlay.hier_0.test_0
…
But it doesn’t work.

And for dfx axi shutdown manager, if I use that IP core, should I also include a dfx controller? And how do I control that IP in pynq?(just read and write the control register of the dfx controler?) Thank you very much!

marioruiz · September 21, 2022, 8:21am

The dfx axi shutdown manager is for the AXI4MM interfaces (the ones the right of your IP) not for the AXI4-Lite.

For the AXI4-Lite you need the DFX decoupler.

You can see how we control the dfx axi shutdown manager on PYNQ here.

github.com

Xilinx/PYNQ/blob/master/pynq/pl_server/device.py#L432-L444


      
          if details['type'] in \
                  ['xilinx.com:ip:pr_axi_shutdown_manager:1.0',
                   'xilinx.com:ip:dfx_axi_shutdown_manager:1.0']:
              mmio = MMIO(details['phys_addr'], device=self)
              # Request shutdown
              mmio.write(0x0, 0x1)
              i = 0
              while mmio.read(0x0) != 0x0F and i < 16000:
                  i += 1
              if i >= 16000:
                  warnings.warn("Timeout for shutdown manager. It's likely "
                                "the configured bitstream and metadata "
                                "don't match.")

luwawa · September 21, 2022, 8:56am

Hi Marioruiz,

Thank you for your reply!

Do you mean that for s_axi_ctrl port, I need to use dfx decoupler, and for m_axi_data(0,1,2) ports, I need to use dfx axi shutdown manager?

marioruiz · September 21, 2022, 9:32am

Yes. That’s what I meant

luwawa · September 21, 2022, 8:55pm

Do you have any example design using DFX AXI shutdown manager? Thanks!

And I tested it. Is that the case?

I write 0x00 to 1 before download partial bitstream and write 0x00 to 0 after I download partial bitstream.

marioruiz · September 22, 2022, 8:03am

We use the DFX AXI Shutdown manager in all of our base overlays, but not for partial reconfiguration. The code we use to control it is in one of my comments above.

We do not have an example of this with partial reconfiguration.

What problems are you having?

luwawa · September 22, 2022, 8:18am

I added 3 shutdown managers for the three data ports.

ip = overlay.test
ip.write(0x00, 0x1)
isready = ip.read(0x00)
while (isready == 1): # wait PL to finish
isready = ip.read(0x00)

isready is always 1. Nothing has changed.

marioruiz · September 22, 2022, 8:54am

You don’t mention if you are controlling the shutdown manager when downloading the partial bitstream.

Regardless, you may need to do low level debugging with an ILA.

I am afraid that this topic (DFX with external memory) is quite advanced for this forum.

You may be better off asking in the Xilinx forums.

Mario

luwawa · September 22, 2022, 4:32pm

I try to control but I am not sure if it is correct. (I write 0x00 to 1 before download partial bitstream for shutdown manager and write 0x00 to 0 after I download partial bitstream for shutdown manager.)

Thanks, I will also try to ask in the Xilinx forums.

marioruiz · September 22, 2022, 4:44pm

Yo have slightly more information in the register in offset 0x4. Perhaps that can help you.

luwawa · September 23, 2022, 3:56am

Do you mean for the DFX AXI shutdown manager?

marioruiz · September 23, 2022, 7:40am

Yes

luwawa · September 24, 2022, 2:10am

Could you give me a hint about what is in 0x04. I changed hw design a little(switch dfx decoupler to dfx shutdown manager) and tried today and I just read 0x04. It is 0 or 15. now the program will not stay in while loop but results are wrong ( always 0)

marioruiz · September 24, 2022, 9:46am

Apologies, I misread the product guide. The status register is mapped to the same register as the control one

luwawa · September 28, 2022, 2:40am

Does pynq support partial bitstream generated by the way of block design container now?

briansune · September 28, 2022, 6:11am

This had been asked by me days ago:

Or I extend a bit why I had asked these questions before even start cont’d PYNQ implementations.
The supporting ground of PYNQ is critical for designer or engineer to know what we can do or we cannot do on PYNQ 2.7 2020.2.

Meantime, don’t even confused by the Composable Overlays concepts!

luwawa · September 28, 2022, 6:44am

hi marior,

does composable overlay hardware design(.xpr) open source?

luwawa · September 28, 2022, 6:46am

I got it. Thank you for your reply. Have you succeeded in dfx using pynq? Have you met the same problem?

Topic		Replies	Views
Dynamic PR + DRAM access failure Support	2	470	September 20, 2022
Partial reconfigure problem with pynqv2.7 Support	8	417	September 19, 2022
Failed on a simple AXI-lite RM with Partial Reconfiguration Support	3	1303	January 20, 2020
Using m_axi with PYNQ-Z1 Support	1	1366	May 10, 2021
VIVADO block port design question Support	13	2190	September 15, 2022

Partial reconfigure problem with vector add

Related topics