PYNQ provides several methods to move data from PS-PL IP’s that are connected to AXI Streaming Master ports, e.g., DMA. However, if an AXI-Streaming FIFO needs to receive data directly from the PS via an AXI Interconnect (without a DMA in between), there are no methods available to do that, or at le…

AXI-Stream FIFO

cathalmccabe Split this topic March 1, 2022, 2:20pm 6

A post was split to a new topic: AXI MMIO speed

Topic		Replies	Views
Sharing buffer address with programmable logic Support	5	691	September 9, 2022
Creating an AXI Stream IP that connects to DMA Support	5	1082	December 10, 2021
Axi-s dma pl->ps Support	8	4977	February 13, 2023
Tutorial: AXI Master interfaces with HLS IP Learn	7	10881	April 29, 2024
DMA with custom IP written in verilog Support	3	147	September 7, 2024