|
Overlay load fail: No cached metadata present
|
|
2
|
75
|
December 17, 2024
|
|
Enabling live audio/audio stream in pynq-z1
|
|
1
|
111
|
December 15, 2024
|
|
ZCU104 compatible SATA
|
|
0
|
26
|
December 14, 2024
|
|
Iop_pmode0 and iop_pmode1 in teh base project
|
|
5
|
60
|
December 12, 2024
|
|
PS/PL data dump
|
|
1
|
31
|
December 12, 2024
|
|
Mass storage on PYNQ
|
|
0
|
11
|
December 12, 2024
|
|
How to resolve timing violations in a Vivado design?
|
|
2
|
49
|
December 11, 2024
|
|
RFSoC4x2 Frequency Precision
|
|
1
|
38
|
December 10, 2024
|
|
RFSoC 4x2 variable output power clarification
|
|
0
|
53
|
December 9, 2024
|
|
Help to dump led code in pynqz2 using vitis 2024.1
|
|
7
|
58
|
December 9, 2024
|
|
PYNQ Z-2 - v3.0.1 MAC Address
|
|
3
|
386
|
December 6, 2024
|
|
Composable pipeline need to wait before readframe() from VDMA
|
|
6
|
35
|
December 6, 2024
|
|
Vin/Vout port in the RFSoC4x2 base overlay
|
|
2
|
28
|
December 6, 2024
|
|
Vitis-HLS-Introductory-Examples/blob/master/Interface/Streaming
|
|
1
|
44
|
December 4, 2024
|
|
RFSoC 4*2 DAC sampling rate problem
|
|
1
|
125
|
December 3, 2024
|
|
How to integrate multiple IPs into one bitstream in Vivado
|
|
1
|
34
|
December 2, 2024
|
|
Installing PYNQ using Conda (Anaconda)
|
|
3
|
459
|
December 1, 2024
|
|
DMA receive
|
|
4
|
57
|
December 3, 2024
|
|
How to implement RFSoC-MTS ADC reception?
|
|
6
|
149
|
November 29, 2024
|
|
Does USB Bluetooth adapters work with pynq Z2 board?
|
|
3
|
33
|
November 28, 2024
|
|
On board SFP with ZCU111 and PYNQ
|
|
8
|
167
|
November 27, 2024
|
|
Unable to write frame to HDMI out
|
|
1
|
643
|
November 26, 2024
|
|
Customizing Waveform Transmission Using DAC Channel: Is AXI DMA Required?
|
|
3
|
69
|
November 25, 2024
|
|
DPU input zero copy
|
|
0
|
20
|
November 22, 2024
|
|
RFSoC-MTS Unable to find metadata for bitstream
|
|
3
|
32
|
November 22, 2024
|
|
How to run 5g framework like openair interface etc on rfsoc 4X2
|
|
3
|
269
|
November 22, 2024
|
|
Passing data DMA to custom sysgen IP and writing custom sysgen IP out using DMA
|
|
3
|
23
|
November 21, 2024
|
|
Run python scripts in Pynq Environment
|
|
2
|
144
|
November 22, 2024
|
|
DMA sendchannel.transfer() and wait() stuck with larger buffer
|
|
5
|
98
|
November 21, 2024
|
|
Git error with PYNQ image for ZCU111 board
|
|
2
|
28
|
November 21, 2024
|
