|
RuntimeError: DMA channel not started on ZCU 111
|
|
3
|
19
|
April 8, 2025
|
|
KV260 PYNQ Failed to open /dev/xlnk
|
|
4
|
17
|
April 8, 2025
|
|
RFSoC 4x2: How to locked clk_in0 to dout8 through LMK04828 and then give to FPGA PL SYS REFCLK?
|
|
1
|
12
|
April 8, 2025
|
|
RFSoC 4x2 ADC tile
|
|
3
|
39
|
April 8, 2025
|
|
Cannot connect to PYNQ on ZCU111
|
|
3
|
13
|
April 7, 2025
|
|
DMA missing data due to delay in between dma_recv.transfer()
|
|
1
|
17
|
April 7, 2025
|
|
Running PYNQ on Pycharm or other IDE for Python
|
|
4
|
956
|
April 4, 2025
|
|
A design based on multi-tile synchronization loses alignment sporadically
|
|
3
|
50
|
April 3, 2025
|
|
PYNQ-Z2 Windows cannot find drivers for deivce
|
|
0
|
16
|
April 2, 2025
|
|
PYNQ board connection stops as soon as I load the bitstream through the overlay on Jupyter
|
|
5
|
30
|
April 2, 2025
|
|
PYNQ-z2 pmod ad1, FFT
|
|
0
|
14
|
April 2, 2025
|
|
Discrepancy between time calculated by vitis hls report and that calculated on PYNQ
|
|
3
|
9
|
April 2, 2025
|
|
Building linux in yocto or petalinux
|
|
0
|
19
|
April 1, 2025
|
|
Typo in website tagline!
|
|
1
|
19
|
April 1, 2025
|
|
Receive Cyclic DMA
|
|
1
|
47
|
April 1, 2025
|
|
Questions regarding MTS Implementation
|
|
0
|
13
|
April 1, 2025
|
|
Frequency Detection and Bit Mapping Using PMOD AD1 ADC and FFT on PYNQ Z2
|
|
1
|
37
|
March 31, 2025
|
|
How to compile custom overlay with integrated DPU on pynq
|
|
4
|
352
|
March 28, 2025
|
|
Change Threshold ADC
|
|
0
|
16
|
March 27, 2025
|
|
Pynqzu failed to install ros2 humble
|
|
1
|
232
|
March 27, 2025
|
|
Failed to create application project
|
|
1
|
13
|
March 27, 2025
|
|
AXI stream of struct
|
|
9
|
36
|
March 27, 2025
|
|
I2c connection timing out
|
|
6
|
34
|
March 26, 2025
|
|
Problem with I2C Interface with DAC MCP4725 through Arduino pins
|
|
2
|
30
|
March 26, 2025
|
|
Latency in DRAM-RF data converter path
|
|
0
|
16
|
March 26, 2025
|
|
Pynq z2 fft
|
|
1
|
73
|
March 25, 2025
|
|
DRAM to RF data converter
|
|
0
|
12
|
March 24, 2025
|
|
TLAST Signal Not Generated in RTL Files (HLS4ML + Vitis HLS and pynq Z2)
|
|
3
|
25
|
March 24, 2025
|
|
Pre trained CNN deployment on Pynq ZU board
|
|
1
|
26
|
March 24, 2025
|
|
Zocl-drm axi:zyxclmm_drm: IRQ index 0 not found
|
|
0
|
15
|
March 21, 2025
|
